All Members of Lattice-s Award-Winning MachXO2 PLD Family Released to Production

New $29.99 Evaluation Kit Enables Easy Access to Production-Qualified PLD Technology
New $29.99 Evaluation Kit Enables Easy Access to Production-Qualified PLD Technology
Shipments Reflect Widespread Customer Adoption of Low Cost, Low Power, Non-Volatile PLD Architecture for a Broad Range of Applications
6G SERDES, Hardened Communication Engines and Ultra-High Bandwidth DSP Blocks Among Innovations for Cost and Power Sensitive Applications in Wireless, Wireline and Video Markets
LatticeECP3 FPGA Module for the AUTOMATA Sercos III Real-Time Ethernet Evaluation Kit
Low Cost, Low Power Make the LatticeECP3 FPGA the "Chip of Choice" for the Industrial Camera Market
Power Manager Devices Integrate Multiple Power Management Functions Across Three Generations of Board Designs
Low Cost, System Level Power Management Solutions Win Broad Market Acceptance
Comprehensive HDBaseT Reference Design for the Surveillance Market Uses LatticeECP3 FPGA and Valens- VS100 HDBaseT Chipset
Extremely Small Footprint and Over 100X Power Reduction Highlight Benefits for Low Density PLD Designers
HILLSBORO, OR — (Marketwire) — 08/08/11 — Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced that XENTROTEC CO., LTD., Seoul, Korea, has chosen the mid-range LatticeECP3 FPGA for use in its digital video recorder (DVR) solution. XENTROTEC, which recently introduced its new multichannel HD video multiplexer and HD digital video recorder solution at ISC WEST 2011, selected the LatticeECP3 FPGA over competing FPGAs and application-specific alternatives because the LatticeECP3 dev